IBM Mainframe Forum Index
 
Log In
 
IBM Mainframe Forum Index Mainframe: Search IBM Mainframe Forum: FAQ Register
 

MVCL with 0 Register


IBM Mainframe Forums -> PL/I & Assembler
Post new topic   Reply to topic
View previous topic :: View next topic  
Author Message
Pankaj Shrivastava
Currently Banned

New User


Joined: 24 Jul 2009
Posts: 51
Location: Pune

PostPosted: Fri Jul 24, 2009 6:36 pm
Reply with quote

I have seen Register 0 as a valid Operand for the source or reciever Address , Wheareas Register 0 as an operand in many instructions just behaves as null operation like :

BALR R,0

Why machine cant resolve the address put in the register 0.
Back to top
View user's profile Send private message
enrico-sorichetti

Superior Member


Joined: 14 Mar 2007
Posts: 10873
Location: italy

PostPosted: Fri Jul 24, 2009 6:55 pm
Reply with quote

because the manual says so ...
because they ( the designers ) decided so ...
...
Back to top
View user's profile Send private message
Bill O'Boyle

CICS Moderator


Joined: 14 Jan 2008
Posts: 2501
Location: Atlanta, Georgia, USA

PostPosted: Fri Jul 24, 2009 7:01 pm
Reply with quote

Your question relates to an MVCL, but your example questions R0 in a BALR?

R0 (an even register) can be used to house a sending or receiving address in an MVCL.

Bill
Back to top
View user's profile Send private message
Pankaj Shrivastava
Currently Banned

New User


Joined: 24 Jul 2009
Posts: 51
Location: Pune

PostPosted: Fri Jul 24, 2009 7:08 pm
Reply with quote

Hi Bill ,

Yes I intented to say the same thing . R0 can host theh address in MVCL ..but for other instructions it cant host an address and just implies a null. Why did designer allowed R0 to host an address in MVCL and not for any other instructions . Any special reason behind this ?
Back to top
View user's profile Send private message
enrico-sorichetti

Superior Member


Joined: 14 Mar 2007
Posts: 10873
Location: italy

PostPosted: Fri Jul 24, 2009 7:15 pm
Reply with quote

Quote:
Why did designer allowed R0 to host an address in MVCL and not for any other instructions . Any special reason behind this ?

if You are really feel the need to know...

impendig anorexia
long sleepless nights,
nightmares of bytes losing the parity...
add as many as You want

You can try by searching the US patents data base,
hard to believe but it contains lots of trade secrets icon_biggrin.gif

or look at ...
www.research.ibm.com/journal/
IBM systems Journal
IBM journal of research and development


PS
the wrath
Quote:
that all your bytes lose their parity
is my favorite
Back to top
View user's profile Send private message
Pankaj Shrivastava
Currently Banned

New User


Joined: 24 Jul 2009
Posts: 51
Location: Pune

PostPosted: Fri Jul 24, 2009 9:55 pm
Reply with quote

icon_rolleyes.gif thx Enrico ..I will let u knw after consulting those research documents icon_lol.gif
Back to top
View user's profile Send private message
View previous topic :: :: View next topic  
Post new topic   Reply to topic View Bookmarks
All times are GMT + 6 Hours
Forum Index -> PL/I & Assembler

 


Similar Topics
Topic Forum Replies
No new posts 64 bit or 32 bit Register ? PL/I & Assembler 3
No new posts How to display Register values using WTO PL/I & Assembler 3
No new posts Doubt in Register storage PL/I & Assembler 2
No new posts problem with MVCL PL/I & Assembler 11
No new posts RETURN-CODE REGISTER Testing & Performance 2
Search our Forums:

Back to Top