IBM Mainframe Forum Index
 
Log In
 
IBM Mainframe Forum Index Mainframe: Search IBM Mainframe Forum: FAQ Register
 

Testing more than 8 bits in single instruction


IBM Mainframe Forums -> PL/I & Assembler
Post new topic   Reply to topic
View previous topic :: View next topic  
Author Message
quest2008

New User


Joined: 12 Jun 2008
Posts: 22
Location: bangalore

PostPosted: Mon Sep 01, 2008 10:00 pm
Reply with quote

Hello Guys,

Is there any instruction in assembler so that i can test the more than 8 bits in single instruction?.

As far as i know using TM instruction will test 8 upto bits only.

Also how can i know which bits are on and which bits are off using single instruction?


Suggestions are welcome.


Thanks.
Back to top
View user's profile Send private message
CICS Guy

Senior Member


Joined: 18 Jul 2007
Posts: 2146
Location: At my coffee table

PostPosted: Mon Sep 01, 2008 10:44 pm
Reply with quote

quest2008 wrote:
Is there any instruction in assembler so that i can test the more than 8 bits in single instruction?.
Just what specfic application are you looking at?
Back to top
View user's profile Send private message
dick scherrer

Moderator Emeritus


Joined: 23 Nov 2006
Posts: 19244
Location: Inside the Matrix

PostPosted: Tue Sep 02, 2008 1:37 am
Reply with quote

Hello,

Quote:
As far as i know using TM instruction will test 8 upto bits only.
One byte has always been enough. . .

Quote:
Also how can i know which bits are on and which bits are off using single instruction?
I don't believe there is a single instruction that will do this.

If you explain what you really want to do, someone may have a suggestion.
Back to top
View user's profile Send private message
Bill O'Boyle

CICS Moderator


Joined: 14 Jan 2008
Posts: 2501
Location: Atlanta, Georgia, USA

PostPosted: Tue Sep 02, 2008 5:16 am
Reply with quote

TMH (Test Under Mask High Halfword) and TML (Test Under Mask Low Halfword) will test using a halfword-mask, but as far as testing all bits in one fell swoop, I'm not aware of this.

A combination of SLL Rx,1 and TM 0(Rx),X'80' would work in a loop.

Regards,

Bill
Back to top
View user's profile Send private message
View previous topic :: :: View next topic  
Post new topic   Reply to topic View Bookmarks
All times are GMT + 6 Hours
Forum Index -> PL/I & Assembler

 


Similar Topics
Topic Forum Replies
No new posts How to append a PS file into multiple... JCL & VSAM 3
No new posts Submit multiple jobs from a library t... JCL & VSAM 14
No new posts Convert single row multi cols to sing... DFSORT/ICETOOL 6
No new posts Merge 2 lines based on Space from a S... DFSORT/ICETOOL 5
No new posts Related to Unit Testing Testing & Performance 2
Search our Forums:

Back to Top