Portal | References | Downloads | Info | Programs | JCLs | Mainframe wiki | Quick Ref
IBM Mainframe Forum Index
IBM Mainframe Forum Index Mainframe: Search IBM Mainframe Forum: FAQ Memberlist Profile Log in to check your private messages Log in
BC, BCR, BRC, BRCL performance

Post new topic   Reply to topic    IBMMAINFRAMES.com Support Forums -> PL/I & Assembler
View previous topic :: :: View next topic  
Author Message

Active Member

Joined: 30 Nov 2013
Posts: 859
Location: The Universe

PostPosted: Fri Dec 23, 2016 7:44 am    Post subject: BC, BCR, BRC, BRCL performance
Reply with quote

Branch on Condition chapter in z/Architecture Principles of Architecture. I particularly notice "When the M1 and R2 fields of BRANCH ON CONDITION (BCR) are all ones and all zeros, respectively, a serialization and checkpoint-synchronization function is performed," and "Execution of BCR 15,0 (that is, an instruction with a value of 07F0 hex) may result in significant performance degradation. To ensure optimum performance, the program should avoid use of BCR 15,0 except in cases when the serialization or checkpoint-synchronization function is actually required." It has occurred to me all executions of a BC, BCR, BRC or BRCL instruction with a non-zero mask should be performing a serialization function to ensure the branch decision is using the most recent condition code. POP does not explicitly say this, though I have to think it must work this way.

I wish someone with a deeper understanding of the hardware than me can confirm or repute this idea. I've known about the serialization issue with BCR for a long time, but never really extended this thought in the sense of it being a generalization.

A related question is, if the mask is all 1s, why bother with serialization? You're going to branch by definition, so you don't need the condition code!

The CPU Serialization chapter does not really provide any guidance on this issue beyond what I can get from the discussion in the first link.
Back to top
View user's profile Send private message

View previous topic :: :: View next topic  
Post new topic   Reply to topic    IBMMAINFRAMES.com Support Forums -> PL/I & Assembler All times are GMT + 6 Hours
Page 1 of 1


Search our Forum:

Similar Topics
Topic Author Forum Replies Posted
No new posts CICS Performance statistics ragava_b CICS 3 Mon Feb 17, 2020 12:38 pm
No new posts CONTIG for performance? JPVRoff JCL & VSAM 8 Fri Jun 09, 2017 8:39 am
No new posts PL/I code tuning/Performance improvement Virendra Shambharkar PL/I & Assembler 4 Mon Dec 05, 2016 11:57 am
No new posts What are the way we can improve CPU p... Gunapala CN DB2 10 Mon Oct 24, 2016 2:16 pm
No new posts DISP=(SHR,PASS) performance opinion steve-myers JCL & VSAM 1 Wed Dec 02, 2015 11:53 pm

Back to Top
Job Vacancies | Forum Rules | Bookmarks | Subscriptions | FAQ | Polls | Contact Us