IBM Mainframe Forum Index
 
Log In
 
IBM Mainframe Forum Index Mainframe: Search IBM Mainframe Forum: FAQ Register
 

What might be the AMODE in z/OS m/c if compiler upgraded?


IBM Mainframe Forums -> PL/I & Assembler
Post new topic   Reply to topic
View previous topic :: View next topic  
Author Message
dinesh_mf

New User


Joined: 26 May 2005
Posts: 15
Location: maharashtra

PostPosted: Thu May 26, 2005 11:29 am
Reply with quote

Hi,
I am a novice assembler programmer. I have learned that in 390 compiler the 32 bit is used to check whether the program is running below or above the line.We can say It supports both s/370 as well as s/390 architecture.
If say,IBM has developed the compiler for z/os how many bits would it need to determine on which machine it is running. Meaning to say how would it support the programs below the line, running in 31 bit mode and running in 64 bit mode?
Back to top
View user's profile Send private message
SteveConway

New User


Joined: 26 May 2005
Posts: 28
Location: Northern VA, USA

PostPosted: Fri May 27, 2005 9:24 pm
Reply with quote

The z/Architecture PSW uses positions 31 and 32 to determine addressing mode:
00 24-bit
01 31-bit
10 invalid
11 64-bit


Cheers,,,Steve
Back to top
View user's profile Send private message
dinesh_mf

New User


Joined: 26 May 2005
Posts: 15
Location: maharashtra

PostPosted: Fri May 27, 2005 10:01 pm
Reply with quote

Thank you very much steve. That was the thing I was looking for.

This means that for the 64 bit addressing, the memory segmentation is kept in such a way that the 31 and 32 bit always have 11 in that position as we have in 390 (segment-page - offset). am I right?

Cheers,

Dinesh
Back to top
View user's profile Send private message
dinesh_mf

New User


Joined: 26 May 2005
Posts: 15
Location: maharashtra

PostPosted: Fri May 27, 2005 10:08 pm
Reply with quote

Sorry Steve,
I might have got it wrong.
Now I am clear here we are using PSW itself to find the addressing mode and not the actual address.

again 1 question. please don't mind. if the program running in 64 bit abends, how the PSW will display the address as it contains only the 32 bit to store the address of the next instruction (s390), but actually it is 64 bit. Is ithe PSW modified more than 64 bits for z/architecture?

...

dinesh
Back to top
View user's profile Send private message
SteveConway

New User


Joined: 26 May 2005
Posts: 28
Location: Northern VA, USA

PostPosted: Fri May 27, 2005 10:56 pm
Reply with quote

Hi, Dinesh.
You got it right, the z/Arch PSW is 128 bits, with the instruction address at bits 64-127.


Cheers,,,Steve
Back to top
View user's profile Send private message
dinesh_mf

New User


Joined: 26 May 2005
Posts: 15
Location: maharashtra

PostPosted: Sat May 28, 2005 2:40 pm
Reply with quote

steve,
Thank you very much for your help.

icon_smile.gif
Back to top
View user's profile Send private message
palas_2007
Currently Banned

New User


Joined: 30 Jan 2007
Posts: 6
Location: kolkatta

PostPosted: Wed Feb 14, 2007 4:13 pm
Reply with quote

POST Removed. Check this: www.ibmmainframes.com/viewtopic.php?p=66110
Back to top
View user's profile Send private message
View previous topic :: :: View next topic  
Post new topic   Reply to topic View Bookmarks
All times are GMT + 6 Hours
Forum Index -> PL/I & Assembler

 


Similar Topics
Topic Forum Replies
No new posts How I Found a Bug in a FORTRAN Compiler All Other Mainframe Topics 4
No new posts Compiler and run JCL for basic PL/I p... PL/I & Assembler 10
No new posts Convert CICS Modules to AMODE ANY PL/I & Assembler 6
No new posts Pre-Compiler Bug with DSNH520I message? DB2 1
This topic is locked: you cannot edit posts or make replies. Why should we concerned about AMODE? PL/I & Assembler 12
Search our Forums:

Back to Top